



# GPU TECHNOLOGY CONFERENCE

# The Evolution of GPUs for General Purpose Computing

Ian Buck | Sr. Director GPU Computing Software

San Jose Convention Center, CA | September 20-23, 2010


# Talk Outline

- History of early graphics hardware
- First GPU Computing
- When GPUs became programmable
- Creating GPU Computing
- Future Trends and directions






# First Generation - Wireframe

- Vertex: transform, clip, and project
- Rasterization: lines only
- Pixel: no pixels! calligraphic display
- Dates: prior to 1987



# Storage Tube Terminals

- CRTs with analog charge “persistence”
- Accumulate a detailed static image by writing points or line segments



# Early Framebuffers

- By the mid-1970's one could afford framebuffers with a few bits per pixel at modest resolution
  - “A Random Access Video Frame Buffer”,  
Kajiya, Sutherland, Cheadle, 1975
- Vector displays were still better for fine position detail
- Framebuffers were used to emulate storage tube vector terminals on a raster display




# Second Generation - Shaded Solids

- Vertex: lighting
- Rasterization: filled polygons
- Pixel: depth buffer, color blending
- Dates: 1987 - 1992



# Third Generation - Texture Mapping

- Vertex: more, faster
- Rasterization: more, faster
- Pixel: texture filtering, antialiasing
- Dates: 1992 - 2001





# IRIS 3000 Graphics Cards



**Geometry Engines & Rasterizer**



**4 bit / pixel Framebuffer  
(2 instances)**





# 1990's

- Desktop 3D workstations under \$5000
  - Single-board, multi-chip graphics subsystems
- Rise of 3D on the PC
  - 40 company free-for-all until intense competition knocked out all but a few players
  - Many were “decelerators”, and easy to beat
  - Single-chip GPUs
  - Interesting hardware experimentation
  - PCs would take over the workstation business
- Interesting consoles
  - 3DO, Nintendo, Sega, Sony


# Before Programmable Shading

- Computing through image processing circa.1995
  - GL\_ARB\_imaging





# Moving toward programmability



Half-Life



Quake 3



Giants



Halo




Far Cry



UE3

# Programmable Shaders: GeForceFX (2002)

- Vertex and fragment operations specified in small (macro) assembly language
- User-specified mapping of input data to operations
- Limited ability to use intermediate computed values to index input data (textures and vertex uniforms)



```
ADDR R0.xyz, eyePosition.xyzx, -f[TEX0].xyzx;  
DP3R R0.w, R0.xyzx, R0.xyzx;  
RSQR R0.w, R0.w;  
MULR R0.xyz, R0.w, R0.xyzx;  
ADDR R1.xyz, lightPosition.xyzx, -f[TEX0].xyzx;  
DP3R R0.w, R1.xyzx, R1.xyzx;  
RSQR R0.w, R0.w;  
MADR R0.xyz, R0.w, R1.xyzx, R0.xyzx;  
MULR R1.xyz, R0.w, R1.xyzx;  
DP3R R0.w, R1.xyzx, f[TEX1].xyzx;  
MAXR R0.w, R0.w, {0}.x;
```



No Lighting



Unreal Engine

1

Per-Vertex Lighting



2

Per-Pixel Lighting




3

Stunning Graphics Realism



Lush, Rich Worlds



Crysis © 2006 Crytek / Electronic Arts



Incredible Physics Effects


Core of the Definitive Gaming Platform



# recent trends



multiplies per second  
(observed peak)



# GPU history



## NVIDIA historicals

	Product	Process	Trans	MHz	GFLOPS (MUL)
Aug-02	GeForce FX5800	0.13	<b>121M</b>	<b>500</b>	<b>8</b>
Jan-03	GeForce FX5900	0.13	<b>130M</b>	<b>475</b>	<b>20</b>
Dec-03	GeForce 6800	0.13	<b>222M</b>	<b>400</b>	<b>53</b>

## translating transistors into performance


- 1.8x increase of transistors
- 20% *decrease* in clock rate
- 6.6x GFLOP speedup



# Early GPGPU (2002)



[www.gpgpu.org](http://www.gpgpu.org)



Early Raytracing

- **Ray Tracing on Programmable Graphics Hardware**  
Purcell *et al.*
- **PDEs in Graphics Hardware**  
Strzodka, Rumpf
- **Fast Matrix Multiplies using Graphics Hardware**  
Larsen, McAllister
- **Using Modern Graphics Architectures for General-Purpose Computing: A Framework and Analysis.**  
Thompson *et al.*



# Programming model challenge

- Demonstrate GPU performance
- PHD computer graphics to do this
- Financial companies hiring game programmers
  
- “GPU as a processor”

# Brook (2003)



## C with streams

- streams
  - collection of records requiring similar computation

- particle positions, voxels, FEM cell, ...

```
Ray r<200>;
```

```
float3 velocityfield<100,100,100>;
```

- similar to arrays, but...

- index operations disallowed: `position[i]`
  - read/write stream operators:

```
streamRead (positions, p_ptr);
```

```
streamWrite (velocityfield, v_ptr);
```

# kernels



- functions applied to streams
  - similar to for\_all construct

```
kernel void add (float a<>, float b<>,
                out float result<>) {
    result = a + b;
}
```

```
for (i=0; i<100; i++)
    c[i] = a[i]+b[i];
```



```
float a<100>;
float b<100>;
float c<100>;
```

```
add(a,b,c);
```



# Challenges


## Hardware

- Addressing modes
  - Limited texture size/dimension
- Shader capabilities
  - Limited outputs
- Instruction sets
  - Integer & bit ops
- Communication limited
  - Between pixels
  - Scatter  $a[i] = p$


## Software

- Building the GPU Computing Ecosystem

# GeForce 7800 Pixel



# Thread Programs




## Features

- Millions of instructions
- Full Integer and Bit instructions
- No limits on branching, looping
- 1D, 2D, or 3D thread ID allocation




# Global Memory



## Features

- Fully general load/store to GPU memory: Scatter/Gather
- Programmer flexibility on how memory is accessed
- Untyped, not limited to fixed texture types
- Pointer support


# Shared Memory




## Features

- Dedicated on-chip memory
- Shared between threads for inter-thread communication
- Explicitly managed
- As fast as registers

# Managing Communication with Shared GPU Computing




Single thread out of cache



Multiple passes through video memory

- Data/Computation
- Program/Control

## GPU Computing






# GeForce 8800




- Build the architecture around the processor



# GeForce 8800 GPU Computing



- Next step: Expose the GPU as massively parallel processors



# Building GPU Computing Ecosystem

- Convince the world to program an entirely new kind of processor
- Tradeoffs between functional vs. performance requirements
- Deliver HPC feature parity
- Seed larger ecosystem with foundational components



# CUDA: C on the GPU

- A simple, explicit programming language solution
- Extend only where necessary

```
__global__ void KernelFunc(...);  
__shared__ int SharedVar;  
  
KernelFunc<<< 500, 128 >>>(...);
```

- Explicit GPU memory allocation
  - `cudaMalloc()`, `cudaFree()`
- Memory copy from host to device, etc.
  - `cudaMemcpy()`, `cudaMemcpy2D()`, ...

# CUDA: Threading in Data Parallel


- Threading in a data parallel world
  - Operations drive execution, not data
- Users simply given thread id
  - They decide what thread access which data element
  - One thread = single data element or block or variable or nothing...
  - No need for accessors, views, or built-ins
- Flexibility
  - Not requiring the data layout to force the algorithm
  - Blocking computation for the memory hierarchy (shared)
  - Think about the algorithm, not the data

# Divergence in Parallel Computing

- Removing divergence pain from parallel programming
- SIMD Pain
  - User required to SIMD-ify
  - User suffers when computation goes divergent
- GPUs: Decouple execution width from programming model
  - Threads can diverge freely
  - Inefficiency only when granularity exceeds native machine width
  - Hardware managed
  - Managing divergence becomes performance optimization
  - Scalable


# Foundations

- Baseline HPC solution
- Ubiquity: CUDA Everywhere
- Software
  - C99 Math.h
  - BLAS & FFT
  - GPU co-processor
- Hardware
  - IEEE math (G80)
  - Double Precision (GT200)
  - ECC (Fermi)






# Customizing Solutions



# PTX Virtual Machine and ISA



- **PTX Virtual Machine**
  - Programming model
  - Execution resources and state
  - Abstract and unify target details
- **PTX ISA – Instruction Set Architecture**
  - Variable declarations
  - Data initialization
  - Instructions and operands
- **PTX Translator (OCG)**
  - Translate PTX code to Target code
  - At program build time
  - At program install time
  - Or JIT at program run time
- **Driver implements PTX VM runtime**
  - Coupled with Translator

# GPU Computing Software Libraries and Engines

## GPU Computing Applications

### Application Acceleration Engines (AXEs)


SceniX, CompleX, Optix, PhysX

### Foundation Libraries

CUBLAS, CUFFT, CULA, NVCUVID/VENC, NVPP, Magma

### Development Environment

C, C++, Fortran, Python, Java, OpenCL, Direct Compute, ...



## CUDA Compute Architecture

# Directions

- Hardware and Software are one
- Within the Node
  - OS integration: Scheduling, Preemption, Virtual Memory
  - Results: Programming model simplification
- Expanding the cluster
  - Cluster wide communication and synchronization
- GPU on-load
  - Enhance the programming model to keep more of the computation (less cpu interaction) and more of the data (less host side shadowing).



# Thank you!

Additional slide credits: John Montrym & David Kirk